;

Download Paper

AREA AND ENERGY EFFICIENT VLSI ARCHITECTURES FOR LOW DENSITY PARITY CHECK DECODERS BY USING REDUCED DECODING LOGIC

Authors:

A JAYALAKSHMI, M.HARI KRISHNA

Page No: 37-43

Volume & Issue

Volume-11,ISSUE-1