Design and Reducing of power and area for Parallel prefix adders
Authors:
M. Parameshwara Rao, M. Nageswara Rao
Page No: 259-265
Volume & Issue
Volume-11,ISSUE-3