DESIGN OF HIGH SPEED 64 BIT ADDER USING PARALLEL PREFIX STRUCTURE
Authors:
KAVYA REGATIPALLI, N.VARALAKSHMI
Page No: 136-141
Volume & Issue
Volume-11,ISSUE-8