DESIGN AND IMPLEMENTATION OF HIGH SPEED PARALLEL PREFIX ADDER BASED MULTIPLIER ARCHITECTURE
Authors:
Rajeev Sunkara, Dr.M.Raghava Naidu
Page No: 539-545
Volume & Issue
Volume-13,ISSUE-6
