GATE LEVEL MODELLING AND ITS IMPLEMENTATION FOR MULTI-BIT FLIP FLOP IN FUTURISTIC APPROACH AND ITS LAYOUT ANALYSIS
Authors:
[1] LINGAIAH JADA , [2]M.RAVITEJA, [3] D.SIRISHA
Page No: 152-161
Volume & Issue
Volume-8,ISSUE-6
