



## Low Power 4x4 Bit Multiplier Design Using Dadda Algorithm And Optimized Full Adder

<sup>1</sup>Mr.K.Srikanth, <sup>2</sup>B Sowmya, <sup>3</sup>B Ravali, <sup>4</sup>K Divya, <sup>5</sup>K Sathvika

<sup>1</sup>Associate Professor <sup>2,3,4,5</sup>UG Scholar

Balaji Institute of Technology & Science

**Abstract-** This paper presents the model of 4-bit multiplier having low power and high speed using Algorithm named Dadda and the basic building block used is optimized Full adder having low power dissipation and minimum propagation delay. Full and half adder blocks have been designed using pass-transistor logic and CMOS process technology to reduce the power dissipation and propagation delay. We have also applied Dadda algorithm to reduce the propagation delay. Simulations are performed by using MICROWIND 3.5 tool using Verilog file on 65nm technology. At first, using DSCH 3.5 Tool the circuits are implemented, and generated the Verilog file.

**Keywords**— Dadda Algorithm, Hybrid Design, Optimized Full Adder, 4×4 Bit Multiplier

### I. INTRODUCTION

Multiplication is basic function in arithmetic operations. Multiplication based operations such as multiply and Accumulate unit (MAC), convolution, Fast Fourier Transform (FFT), filtering are widely used in signal processing applications. As, multiplication dominates the execution time of DSP systems, there is need to develop high speed multipliers. Building blocks used in multipliers are a full adder and a half adder. Different design implementations of a full adder and half adder circuits have been used to reduce power and delay in order to design an optimized multiplier circuit which includes pass transistor logic, CMOS process technology, split percentage data-driven logic and CMOS process technology. Besides this, different multiplication algorithms also have been used to achieve optimized power and delay product which includes Dadda, Wallace tree, and Vedic and Booth algorithms. The Recent multiplier used Reduced-sp-D3Lsum Adder and Dadda Algorithm technique. This design operates at high frequency and consumes less power as

compared to previous designs, but still, power needs to be significantly reduced, so, it will help in the larger circuits where multiplier itself becomes the building block [8]. In proposed work, a multiplier has been designed in which Full adder and half adder has been used as its building block to reduce the power dissipation by using passtransistor logic and CMOS technology process. Dadda Algorithm has been used to reduce the propagation delay of the multiplier. The paper has been ordered according to this flow. Existing system regarding multiplier and full adder has been presented in Sect. II; proposed design is described in Sect. III; block diagrams and algorithm implementation are covered in Sect. IV and V; results in Sect VI; while the conclusion is in Sect. VII. II. EXISTING SYSTEM Multiplier using Pass transistor logic technique is one which uses a reduced number of transistors and offers small node capacitances which produces minimum delay and increases the speed of the circuit. Different techniques such as; merged delay



transformation [1- 2], genetic algorithm [3-5], evolutionary algorithm [6], delay path Unequalization [7], carry-look-ahead logic [8], etc.

have been used and implemented to design digital circuits having low power dissipation, minimum delay and to achieve maximum throughput in minimum response time. Techniques include pass-transistor logic CMOS process technology, adiabatic static CMOS logic, reversible logic, etc. Multipliers having reversible logic have reduced power dissipation. Multipliers' having adiabatic static CMOS logic produce minimum heat while transferring the charges. III.

**PROPOSED SYSTEM** In the proposed system, a modified circuit of the 4\*4 multiplier is proposed. This multiplier circuit is based on the optimized full adder which uses 12 transistors i.e., 12T. The design of full adder is hybrid i.e., the design consists of two techniques, pass-transistor logic, and CMOS process technology. Full adder and a half adder as the building block of the circuit have low propagation delay and low power delay product. The power and delay of this full adder are low as compared to other previously designed full adders. This ultimately results in the formulation of multipliers having low propagation delay and minimum power dissipation. A. **DADDA TREE ALGORITHM** Different algorithms have been proposed to decrease the propagation delay during the addition of the partial products generated by AND Gate. One of the most efficient algorithms is Dadda algorithm. The proposed 4\*4 multiplier has a total of 16 partial products, so, the height of the tree is four as shown in Fig. 1. Dadda Algorithm has been applied for the purpose to reduce the height of the tree from four to two. If we do not apply Dadda algorithm, then we must have to wait for the previous stage to simulate it, because, the next stage uses the carry of the

previous stage which will increase the propagation delay. For this simple technique, we have to use the ripple carry adder, it also consumes less power, but the delay is significantly high. To reduce the overall propagation delay of the multiplier Dadda algorithm has been applied. This is the best technique for reduction in the delay of the overall multiplier design because, at the start, it does not depend on the previous stage. Therefore, the first stage will be implemented without depending on any other stage. First, we have arranged our partial products to make a tree as shown in Fig. 1. These partial products are generated by the AND Gate.

The height of this tree is 4 as the proposed design is the 4-bit multiplier.

**B. STAGES OF DADDA ALGORITHM** The objective is to reduce the height of the tree from four to two. Therefore, building blocks have been used in such a way to reduce the tree height from four to three after the completion of first Dadda stage and then from three to two after the completion of the second Dadda Stage. Furthermore, the two Dadda stages are used to reduce this tree. The first and second Dadda stages are shown in Fig. 2 and Fig. 3, respectively.

**B. STAGES OF DADDA ALGORITHM** The objective is to reduce the height of the tree from four to two. Therefore, building blocks have been used in such a way to reduce the tree height from four to three after the completion of first Dadda stage and then from three to two after the completion of the second Dadda Stage. Furthermore, the two Dadda stages are used to reduce this tree. The first and second

DaddastagesareshowninFig.2andFig.3, respectively.




Figure 1: 4 × 4 Multiplications.




Figure 2: First Dadda Stage




Figure 3: Second Dadda Stage




Figure 4: Last Dadda Stage

### C. ALGORITHMIMPLEMENTATION

We apply the Dadda algorithm on this tree to reduce the height of the tree. At the first stage: tree has a height of 4 which we need to reduce by using full adders and half adders. Hence, we have applied a full adder on the 4th column to reduce its height also we have applied half adder on the 2nd column and two more full adders on the 3rd and 5th column to adjust the tree height to 3. Now these HA and FA are working in parallel and no one is dependent on the previous stage. Figure 3 and 4 shows the more tree reduction and in the final stage,

we have used a ripple carry adder. The count of the half adder and full adder used in the Dadda stages are given by these formulas  
Halfadder=H-1 Fulladder=H2-4H+5

### IV. BLOCKDIAGRAM

THE BLOCK DIAGRAM OF OUR PROPOSED MULTIPLIER IS SHOWN IN FIG.5.




Figure 5: Block Diagram of the proposed Multiplier

The working stages of the proposed model are as follows: 1. In the first step,16partial products are generated using ANDgate. 2. In the second step, the height of the tree is reduced using Dadda stage using one-half adder (HA) and three full adders(FA). 3. In the third step, the reduction is done by two half adders and two fulladders. 4. At last stage of Dadda, we have used a ripple carry adder. 5. Finally, results are passed through the buffer to make the output voltages better(smooth).

V. BUILDINGBLOCKSOFPROPOSED MULTIPLIER THE BLOCKS THAT ARE USED IN THE PROPOSED DESIGN OF MULTIPLIER ARE AS UNDER:

#### A. ANDGATE

The proposed model has AND gate for the multiplication of 4\*4 multiplier. Consequently, for the 4\*4 multiplication, a

total of 16 products are generated. Therefore, it has used 16 AND gates for multiplication. The schematic of the AND gate is shown in Fig. 6




Figure 6: Two input AND gate.

**B.FULLADDER** A full adder is a major block in the multiplier. In proposed model Full adder has been modified in order to produce minimum propagation delay and less power dissipation of the circuit, so, that it can further be used to design multiplier having optimized parameters including Power, delay, and less layout area. Proposed modified XOR module in the Full adder is composed of four transistors. The schematic of the proposed XOR module is shown in Fig. 8. We have inverted one input i.e., B input because the B and B' will be used in the next two transistors. We have cascaded a PMOS with NMOS while applying the second input A to the gate terminal of both PMOS and NMOS and instead of connecting the source of the PMOS to Vdd we connected it to the first input B, similarly we have connected the source of the NMOS to the inverted first input i.e., B', which constitutes XOR module. The equation of the XOR module is:  $XOR = A'B + AB'$




Figure 8: Proposed XOR Module




Figure 9: XNOR Module




Figure 10: Proposed Full Addder

**C.HALFADDER** A half adder is another building block of the multiplier. We used total four half adders in the multiplier design. The schematic of the half adder is shown in Fig. 10.




Figure 12: Half Adder

**D.BUFFER** The buffer is an amplifier having unity gain. The main function of the buffer is to provide drive capability to pass signals to the final stage. Voltage buffer is used to increase the available current for the circuits having low impedance while retaining the voltage level. On the other hand, current buffers keep the current same and drive the high impedance inputs at higher voltage levels.




Figure 14: Buffer

## V1 RESULTS

The proposed low power 4x4 multiplier using DADDA algorithm and optimized full adder, the circuits were designed using 65nm CMOS process in Micro wind, the size of PMOS is triple that of the NMOS transistor size to achieve the best power and delay performance. The simulations were done using DSCH and micro wind with a power supply of 1V. Simulation result and digital schematic of some of the circuits are given below using DSCH 3.5 tool




Figure 15: Schematic of two input AND in DSCH 3.5




Figure 16: simulation result of two inputs AND in DSCH




Figure 17: schematic of proposed XNOR module




Figure 18: simulation output of proposed XNOR module




Figure 19: schematic of proposed XOR module




Figure 20: simulation result of proposed XOR module




Figure 23: schematic of proposed HALF ADDER





Figure 24: simulation output of proposed HALF ADDER




Figure 22: simulation result of proposed FULL ADDER




Figure 25: schematic of proposed BUFFER



Figure 26: simulation output of proposed BUFFER




Figure 27: schematic of proposed 4x4 multiplier using DADD Algorithm and optimized full adder designed in DSCH




Figure 28: simulation output of proposed 4x4 multiplier

The Verilog files which are generated in DSCH are compiled in MICROWIND 3.5 and is implemented on CMOS 65 nm technology, from which we can calculate the power and number of transistors used to design the proposed circuit and can be compared with the existing design in terms of power and area and count of transistor. For the proposed 4\*4 multiplier the inputs A3, A2, A1, A0, B3, B2, B1, and B0 are pulses varying from 0 to 1. The operating frequency of the proposed multiplier is 5 GHz. The comparison of the proposed multiplier with another multiplier is shown in Table.4.




Figure 29: layout of proposed 4x4 multiplier on MICROWIND 3.5 using CMOS 65nm technology.




Figure 30: waveform of proposed 4x4 multiplier, when Verilog file generated from DSCH 3.5 is compiled in MICROWIND 3.5

IV COMPARISON TABLE

DESIGN	Area( $\mu m^2$ )	power	frequency
Proposed	4470.6	26.986 $\mu$ W	5GHZ
Existing [6]	5430.2	59.6	3.81GHZ
Existing [8]	6325.8	79	3.39GHZ

## VII CONCLUSION

The proposed model having high speed, low latency and minimum delay are being designed which has two modified circuits in it. One is hybrid full adder which has been designed by Pass transistor logic and CMOS process technology. Hybrid full adder has low propagation delay by which maximum throughput can be achieved in minimum response time. A highspeed 4\*4 multiplier has been designed using the hybrid Full adder as its building block and Dadda Algorithm has been applied to achieve this. The proposed 4\*4 multiplier operates at a frequency of 5GHz and has an average power of 26.986 $\mu$ W with a delay of 0.100nS. Multiplier having low latency, minimum power dissipation and less layout area have been designed by the proposed model.

## REFERENCES

- [1] Zain Shabbir, AnasRazzaqGhumman, ShabbirMajeed Chaudhry, A Reduced-sp-D3Lsum Adder-Based HighFrequency 4  $\times$  4 Bit Multiplier Using Dadda Algorithm, Springer Science+Business Media New York 2015.
- [2] Design of high-speed carry saves adder using carry lookahead adder. Available



from:

[https://www.researchgate.net/publication/301407573\\_Design\\_of\\_high\\_speed\\_carry\\_save\\_adder\\_using\\_carry\\_look\\_ahead\\_adder](https://www.researchgate.net/publication/301407573_Design_of_high_speed_carry_save_adder_using_carry_look_ahead_adder) [accessed Sep 22,2017].

[3] S. Z. Naqvi, S. Z. Hassan and T. Kamal, "A power consumption and area improved design of IIR decimation filters via MDT," 2016 International Conference on Intelligent Systems Engineering (ICISE), Islamabad, 2016, pp.146-151. doi: 10.1109/INTELSE.2016.7475111

[4] A. Mukhtar, H. Jamal and U. Farooq, "An area efficient interpolation filter for digital audio applications," in IEEE Transactions on Consumer Electronics, vol. 55, no. 2, pp. 768- 772, May2009.doi: 10.1109/TCE.2009.5174452

[5] Stephen P. Boyd, Seung-Jean Kim, Dinesh D. Patil, Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005[doi>10.1287/opre.1050.0254]

[6] P. Prem Kumar, K. Duraiswamy, and A. Jose Anand, "An optimized device sizing of analog circuits using genetic algorithm,"European Journal of Scientific Research, vol.69,no.3,pp.441-448,2012.

[7] RevnaAcarVural, Member, IEEE, BurcuErkmen, Member, IEEE, Ufuk Bozkurt, TulayYildirim, Member, IEEE, "CMOS Differential Amplifier Area Optimization with Evolutionary Algorithms," Proceedings of the World Congress on Engineering and Computer Science 2013 Vol II WCECS 2013, 23-25 October, 2013, San Francisco, USA.

[8] Jorge Juan Chico, Enrico Macii, book chapter 17, "PowerConsumption Reduction in Asynchronous Circuits Using Delay Path Unequalization, page (151-160)", 13th International Workshop, PATMOS 2003 Turin, Italy, September 10-12, 2003, Proceedings.

[9] RaminderPreet Pal Singh, Parveen Kumar, Balwinder Singh, "Performance Analysis of 32 bit Array Multiplier with Carrying Save Adder and with Carry Look ahead adder", in International Journal of Recent Trends in Engineering, Vol 2, No. 6, November2009

[10] B. Eghbalkhah, B. Afzal, and A. Afzali-Kusha, "Speed improvement algorithm for 16x16 multipliers using sizing optimization," 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Rabat, 2007, pp.98-101.doi: 10.1109/DTIS.2007.4449500

[11] Prashant D. Pawale, Venkat N Ghodke, High-speed Vedic multiplier design and implementation on FPGA, IJAR 2015(Pune, India).

[12] M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications.IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718-721(2011).

[13] V. Kayathri, C. Kumar, P. Mari Muthu, N. Naveen Kumar, POWER REDUCTION IN FULL ADDER USING NEW HYBRID LOGIC, International Journal of Current Research and Modern Education (IJCRME)2016,(Coimbatore,Tamilnadu).

[14] M. Nisha Angeline, S. Valarmathy,



Implementation of N-Bit Binary Multiplication Using  $N - 1$  Bit Multiplication Based on Nikhilam Sutra and Karatsuba Principles Using Complement Method, Scientific research publishing 2016, (Sathyamangalam, India).

[15] Dursun Baran, Mustafa Aktan, Vojin G. Oklobdzija, Multiplier Structures for Low Power Applications in Deep-CMO.

[16] M. Margala, S. Purohit, Investigating the impact of logic and circuit implementation on full adder performance. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(7), 1327–1331(2012).

[17] M.B. Damle, Dr. S. S. Limaye (2012), "Low-power Full Adder array-based Multiplier with Domino Logic", International Journal of Advance Research in Computer Engineering & Technology, Vol.1, Issue 4, June 2012, ISSN:2278-132.

[18] K. Kuo, C. Chou, Low power and high-speed multiplier design with row bypassing and parallel architecture. Microelectron. J. 41, 639–650(2010).

[19] Y. Berg, M. Azadmehr, "Novel ultra low-voltage and high-speed CMOS pass transistor logic", Proceedings of the IEEE, Faible Tension Faible Consommation (FTFC), Paris, 2012.

[20] A. Daniel Raj, S. Vijayalakshmi, P. Sathyamoorthy, "Efficient Design of 4-bit array multiplier using GDI low power cell", International Journal of Computer Technology and Electronics Engineering (IJCTEE), Volume 2, Issue 6, PP-47-51, December 2012.

[21] Radhakrishnan, D., and A. P. Preethy. "Low power CMOS pass logic 4-2

compressor for high-speed multiplication." Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on. Vol. 3. IEEE, 2000.