



Ladner Fischer Adder

V.Srinivas¹, Gourishankar Sharma²

Assistant Professor^{1,2}

Department of ECE

Malla Reddy Engineering College

ABSTRACT

A parallel-prefix adder gives the best performance in VLSI design. However, performance of Ladner-Fischer adder through black cell takes huge memory. So, gray cell can be replaced instead of black cell which gives the efficiency in Ladner-Fischer Adder. The proposed system consists of three stages of operations they are pre-processing stage, carry generation stage, post-processing stage. The pre-processing stage focuses on propagate and generate, carry generation stage focuses on carry generation and post-processing stage focuses on final result. In ripple carry adder each bit of addition operation is waited for the previous bit addition operation. Inefficient Ladner - Fischer adder, addition operation does not wait for previous bit addition operation and modification is done at gate level to improve the speed and to decrease the memory used. General Terms Ripple carry adder, Efficient Ladner-Fischer adder, Black cell, Gray cell.

1. INTRODUCTION

Adders are a key building block in arithmetic and logic units (ALUs) and hence increasing their speed and reducing their power/energy consumption strongly affect the speed and power consumption of processors. There are many works on the subject of optimizing the speed and power of these units, which have been low-power/energy consumptions, which is a challenge for the designers of general purpose processors.

One of the effective techniques to lower the power consumption of digital circuits is to reduce the supply voltage due to quadratic dependence of the switching energy on the voltage. Moreover, the subthreshold current, which is the main leakage component in OFF devices, has an exponential dependence on the supply voltage level through the drain-induced barrier lowering effect. Depending on the amount of the supply voltage reduction, the operation of ON devices may reside in the superthreshold, near-

threshold, or subthreshold regions. Working in the super threshold region provides us with lower delay and higher switching and leakage powers compared with the near/sub threshold regions.

In the sub threshold region, the logic gate delay and leakage power exhibit exponential dependences on the supply and threshold voltages. Moreover, these voltages are (potentially) subject to process and environmental variations in the nano scale technologies. The variations increase uncertainties in the aforesaid performance parameters. In addition, the small sub threshold current causes a large delay for the circuits operating in the subthreshold region. Recently, the near-threshold region has been considered as a region that provides a more desirable trade off point between delay and power dissipation compared with that of the sub threshold one, because it results in lower delay compared with the sub threshold region and significantly lowers switching and leakage powers

compared with the super threshold region. In addition, near-threshold operation, which uses supply voltage levels near the threshold voltage of transistors, suffers considerably less from the process and environmental variations compared with the sub threshold region.

The dependence of the power (and performance) on the supply voltage has been the motivation for the design of circuits with the feature of dynamic voltage and frequency scaling. In these circuits, to reduce the energy consumption, the system may change the voltage (and frequency) of the circuit based on the workload requirement. For these systems, the circuit should be able to operate under a wider range of supply voltage levels. Of course, achieving higher speeds at lower supply voltages for the computational blocks, with the adder as one of the main components, could be crucial in the design of high-speed, yet energy efficient, processors.

In addition to the knob of the supply voltage, one may choose between different adder structures/families for optimizing power and speed. There are many adder families with different delays, power consumptions, and area usages. Examples include carry save adder (CSA), carry skip adder (CSKA), and carry select adder (CSLA).




Fig1. 4-bit ripple carry adder

The descriptions of each of these adder architectures along with their characteristics may be found in [1]. The RCA has the simplest structure with the smallest area and power consumption but with the worst critical path delay. In the CSLA, the speed, power consumption, and area usages are considerably larger than those of the RCA. The PPAs, which are also called carry save adder, exploit direct parallel prefix structures to generate the carry as fast as possible.

There are different types of the parallel prefix algorithms that lead to different PPA structures with different performances. As an example, the carry save adder (CSA) is one of the fastest structures but results in large power consumption and area usage. It should be noted that the structure complexities of PPA are more than those of other adder schemes. The CSKA, which is an efficient adder in terms of power consumption and area usage, was introduced in [2]. The critical path delay of the CSKA is much smaller than the one in the RCA, whereas its area and power consumption are similar to those of the RCA. In addition, the power-delay product (PDP) of the CSKA is smaller than those of the CSLA and PPA structures.



In addition, due to the small number of transistors, the CSKA benefits from relatively short wiring lengths as well as a regular and simple layout. The comparatively lower speed of this adder structure, however, limits its use for high-speed applications. In this paper, given the attractive features of the CSKA structure, we have focused on reducing its delay by modifying its implementation based on the static CMOS logic.

The concentration on the static CMOS originates from the desire to have a reliably operating circuit under a wide range of supply voltages in highly scaled technologies. The proposed modification increases the speed considerably while maintaining the low area and power consumption features of the CSKA. In addition, an adjustment of the structure, based on the variable latency technique, which in turn lowers the power consumption without considerably impacting the CSKA speed, is also presented. To the best of our knowledge, no work concentrating on design of CSKAs operating from the super threshold region down to near-threshold region and also, the design of (hybrid) variable latency CSKA structures have been reported in the literature. Hence, the contribution of this paper can be summarized as follows.

- 1) Proposing a modified CSA, CSLA and CSKA structure by combining the concatenation and the incrementation scheme to the conventional CSA, CSLA and CSKA (Conv-CSKA) structure for enhancing the speed and energy efficiency of the adder. The modification provides us with the ability to use simpler carry skip logics based on the AOI/OAI compound gates instead of the multiplexer.
- 2) Providing a design strategy for constructing an efficient CSA, CSLA and CSKA structure based on analytically

expressions presented for the critical path delay.

Information loss and energy dissipation are the major problems faced in the present-day technology. The problem can be rectified using reversible logic. The reversible gate consists of equal number of outputs and inputs. It also has one to one correspondence between output and input ports. The operation of the circuit is backwards so that the inputs can be easily retrieved from the outputs. And they can be stopped and go back at any point during the time of computation. The conventional gates like XOR, OR, AND which are used in construction of a digital circuit will not perform reversible operations, this leads to information loss which produces dissipation of heat. The loss of information for every bit, generates heat which is given by formula $KT \cdot \log_2$ Joules where K is the Boltzmann's constant and T is the Absolute Temperature. The demand for reversible circuits is more in VLSI design because there is no information loss and it dissipates zero heat. So, it provides low power consumption while designing complex VLSI circuits. Four adder circuits are redesigned using Reversible Logic Gates. They are redesigned using SMG, Feynman and Fredkin gates. The first design is the implementation of four-bit Adder/Subtractor (Ripple) using reversible gates which will generate four-bit Sum and Carry. For implementing four-bit reversible ripple carry adder, four Feynman gates and four SSS gates are utilized. It can be used as both Adder and Subtractor. The operation mechanism can be done by using XOR gate. The Feynman Gate will act as XOR gate in Reversible Logics. The second circuit is the design of Carry



Skip Adder using reversible logic. The Carry Skip Adder is constructed with SMG gate and Fredkin gate. Three Fredkin gates are used to perform the AND operation to compute propagate signal. Single Fredkin gate is used to compute the AND-OR logic which will generate the carry out signal. The third design is the implementation of Carry Select Adder using reversible logic gates like SMG gate and Fredkin gates. This is the fastest of all adders available which is used in many applications like processors to compute Arithmetic operations. It performs two addition operations in parallel. Two Four-bit ripple carry adders designed using SMG gate and five modified Fredkin gates are used to generate the Carry and Sum for the four-bit carry select adder. The fourth design is the implementation of Carry Save Adder using Reversible Logic. Peres gate and SMG gates are used to generate Sum and Carry. In reversible Carry Save Adder, all the full adders blocks are replaced by newly proposed SMG gates. It is arranged in a binary tree structure. The total sum is generated by moving the carry sequence to its left side by one unit.

In this process the reversible computation can be done to some extent. It uses deterministic transitions from one state to another state. A obligatory condition for reversibility is the relation between the inputs and outputs of non-zero probability to their substitute inputs must be similar to their outputs. It is in the form of unconventional computing [1-2]. The most closely related types of reversible computing is based on the physical performance of the device and the logical performance of the device.

Addition operation is the main operation in digital signal processing and control systems. The fast and accuracy of a processor or system

depends on the adder performance. In general purpose processors and DSP processor the addition operation addresses are taken from simple ripple carry adder [1]. Ripple carry adder is used for the addition operation. i.e., if N bits addition operation is performed by the N -bit full adder. In ripple carry adder each bit full adder operation consists of sum and carry, that carry will be given to next bit full adder operation, that process is continuous till the N th bit operation. The $N-1$ th bit full adder operation carry will be given to the N th bit full adder operation present in the ripple carry adder. For 16-bit ripple carry adder, the first bit carry is given to second bit full adder, second bit carry is given to the third bit full adder, similarly the operation is continue till fifteenth bit carry is given to sixteenth bit full adder. The addition operation is performed from least significant bit to most significant bit in ripple carry adder. Configuration logic and routing resource in Field Programmable Gate Array.

2. LITERATURE SURVEY

In the year 1973, the scientist C.H. BENNETT described a computation which is carried in Reversible logic which produces no heat dissipation. Because the amount of energy dissipated in entire block is directly proportional to the number of bits erased during the process of the computation. If the circuit is designed in such a way that there is no information loss then it is called as reversible which is mentioned in [2]. Reversible circuits are designed using reversible logic gates. Reversible gate will produce unique output vector for each set of input vector applied and it is vice versa only. With the help of quantum primitive gates, a new reversible gate is design



ed. The designed new gates will have a ability to produce all conventional logical operations like AND, NAND, OR, NOR, XOR, XNOR. The design of the full adder is made by using newly proposed SMG Gate. The newly proposed gate is more efficient than the other full adder circuits constructed by Toffoli, Feynman gates and Peres gate [8]. The scientist Landauer explains that both logical irreversibility and physical irreversibility are closely associated and they require a minimum heat generation for every cycle performed. For each bit of information lost produces $kT \log 2$ Joules of energy, where k is Boltzmann's constant and T the absolute temperature where the operations are being performed. To perform some computations in conventional systems some millions of transistors are used. Author [1] proved that there will be no dissipation of heat if blocks are replaced with reversible circuits. B. Raghu Kanth et al explains the advantages of using reversible logic gates in the implementation of circuits. It decreases garbage outputs, number of gates utilized. Author realized the addition and subtraction operations using DKG gate. The results are compared with circuits which are made with conventional gates. The newly proposed adder/subtractor circuit can be applied vast in the design of the nanotechnology [4] which has wide applications.

T. Himanshu described that the reversible logic has emerged as a promising technology have applications in quantum computation. The gates such as AND, OR and EX-OR will not work as reversible gates. This work [3] is done by a newly proposed reversible gate called "SMG". This gate is useful in manufacturing faster and powerful adder circuits. Yedukondala Rao, explained the reversible TSG gate, Fredkin gate, Toffoli gate used to design the four-bit carry select adder.

Proposed design of Carry Select Adder that will compare the power dissipation with the existing work. They presented the design of Carry Select adder using TSG module and Fredkin module. The quantum cost of the circuit is clearly explained in [7]. Ripple carry adder is one of the efficient adders which is easy to design and also easy to analyse but slow in processing. In order to achieve much more speed using carry look ahead adder is advisable but major drawback of this is consumes more area [6]. By keeping these two major drawbacks, carry select adder is advisable. In carry save adder is designed with HNG and Peres gate. The HNG is used in place of full adder and Peres gate is used on behalf of half adder. These stages are arranged in a binary tree structure to generate a sum and carry [9]. Ashima Malhotra, designed reversible multiplexers which has less quantum cost and less area when compared with conventional one. It is constructed with the help of operation in the Fredkin gate. Later the operation in the Fredkin gate is modified will even decrease the complexity in circuit design [5].

3. PROPOSED WORK

The first semiconductor chips held one transistor each. Subsequent advances added more and more transistors, and, as a consequence, more individual functions or systems were integrated over time. The first integrated circuits held only a few devices, perhaps as many as ten diodes, transistors, resistors and capacitors, making it possible to fabricate one or more logic gates on a single device. Now known retrospectively as "small-scale integration" (SSI), improvements in technique led to devices with hundreds of logic gates, known as large-scale integration (LSI), i.e. systems with at least a thousand logic gates. Current technology has moved far past this mark



and today's microprocessors have many millions of gates and hundreds of millions of individual transistors.

At one time, there was an effort to name and calibrate various levels of large-scale integration above VLSI. Terms like Ultra-large-scale Integration (ULSI) were used. But the huge number of gates and transistors available on common devices has rendered such fine distinctions moot. Terms suggesting greater than VLSI levels of integration are no longer in widespread use. Even VLSI is now somewhat quaint, given the common assumption that all microprocessors are VLSI or better.

As of early 2008, billion-transistor processors are commercially available, an example of which is Intel's Montecito Itanium chip. This is expected to become more commonplace as semiconductor fabrication moves from the current generation of 65 nm processes to the next 45 nm generations (while experiencing new challenges such as increased variation across process corners). Another notable example is NVIDIA's 280 series GPU.

This microprocessor is unique in the fact that its 1.4 Billion transistor count, capable of a teraflop of performance, is almost entirely dedicated to logic (Itanium's transistor count is largely due to the 24MB L3 cache). Current designs, as opposed to the earliest devices, use extensive design automation and automated

logic synthesis to layout the transistors, enabling higher levels of complexity in the resulting logic functionality. Certain high-performance logic blocks like the SRAM cell, however, are still designed by hand to ensure the highest efficiency (sometimes by bending or breaking established design rules to

obtain the last bit of performance by trading stability).

2.1 What is VLSI?

VLSI stands for "Very Large Scale Integration". This is the field which

1. Simply we say Integrated circuit is many transistors on one chip.
2. Design/manufacturing of extremely small, complex circuitry using modified semiconductor material
3. Integrated circuit (IC) may contain millions of transistors, each a few micrometers in size
4. Applications wide ranging: most electronic logic devices

2.2 History of Scale Integration

- late 40s Transistor invented at Bell Labs
- late 50s First IC (JK-FF by Jack Kilby at TI)
- early 60s Small Scale Integration (SSI)
 - ❖ 10s of transistors on a chip
- late 60s Medium Scale Integration (MSI)
 - ❖ 100s of transistors on a chip
- early 70s Large Scale Integration (LSI)
 - ❖ 1000s of transistors on a chip
- early 80s VLSI 10,000s of transistors on a chip (later 100,000s & now 1,000,000s)
 - ❖ Ultra LSI is sometimes used for 1,000,000s
- ✓ SSI-Small-Scale Integration (0-102)
- ✓ MSI-Medium-Scale Integration (102-103)



- ✓ LSI-Large-Scale Integration(103-105)
- ✓ VLSI-VeryLarge-Scale Integration(105-107)
- ✓ ULSI-UltraLarge-Scale Integration(≥ 107)

consumption is largely due to the small size of circuits on the chip-smaller parasitic capacitances and resistances require less power to drive them.

2.3 VLSI and systems

These advantages of integrated circuit translate into advantages at the system level:

improve system characteristics in several critical ways. ICs have three key advantages over digital circuits built from discrete components:

- ✓ Size. Integrated circuits are much smaller-both transistors and wires are shrunk to micrometre sizes, compared to the millimetre or centimetre scales of discrete components. Small size leads to advantages in speed and power consumption, since smaller components have smaller parasitic resistances, capacitances, and inductances.
- ✓ Speed. Signals can be switched between logic 0 and logic 1 much quicker within a chip than they can between chips. Communication within a chip can occur hundreds of times faster than communication between chips on a printed circuit board. The high speed of circuits on-chip is due to their small size-smaller components and wires have smaller parasitic capacitance so slow down the signal.
- ✓ Power consumption. Logic operations within a chip also take much less power. Once again, lower power

- ✓ Smaller physical size. Smallness is often an advantage in itself-consider portable televisions or handheld cellular telephones.
- ✓ Lower power consumption. Replacing a handful of standard parts with a single chip reduces total power consumption. Reducing power consumption has a ripple effect on the rest of the system: a smaller, cheaper power supply can be used; since less power consumption means less heat, a fan may no longer be necessary; a simpler cabinet with less shielding for electromagnetic shielding may be feasible, too.
- ✓ Reduced cost. Reducing the number of components, the power supply requirements, cabinet costs, and so on, will inevitably reduce system cost. The ripple effect of integration is such that the cost of a system built from custom ICs can be less, even though the individual ICs cost more than the standard parts they replace.



International Journal For Advanced Research In Science & Technology

A peer reviewed international journal

www.ijarst.in

IJARST

ISSN: 2457-0362

Understanding why integrated circuit technology has such profound influence on the design of digital systems requires understanding both the technology of IC manufacturing and the economics of ICs and digital systems.



Electronic systems now perform a wide variety of tasks in daily life. Electronic systems in some cases have replaced mechanisms that operated mechanically, hydraulically, or by other means; electronics are usually smaller, more flexible, and easier to service. In other cases electronic systems have created totally new applications. Electronic systems perform a variety of tasks, some of them visible, some more hidden:

- ✓ Personal entertainment systems such as portable MP3 players and DVD players perform sophisticated algorithms with remarkably little energy.
- ✓ Electronic systems in cars operate stereo systems and displays; they also control fuel injection systems, adjust suspensions to varying terrain, and perform the control functions required for anti-lock braking (ABS) systems.
- ✓ Digital electronics compress and decompress video, even at high-definition data rates, on-the-fly in consumer electronics.
- ✓ Low-cost terminals for Web browsing still require sophisticated electronics, despite their dedicated function.

4. SIMULATION RESULT



The Efficient Ladner-Fischer adder is designed on VHDL (very high speed integration hardware description language). Xilinx project navigator 12.1 is used for synthesis. Simulation results are shown

- ✓ Personal computers and workstations provide word-processing, financial analysis, and games. Computers include both central processing units (CPUs) and special-purpose hardware for disk access, fast screen display, etc.
- ✓ Medical electronics systems measure bodily functions and perform complex processing algorithms to warn about unusual conditions. The availability of these complex systems, far from overwhelming consumers, only creates demand for even more complex systems.

The growing sophistication of applications continually pushes the design and manufacturing of integrated circuits and electronics systems to new levels of complexity.

And perhaps the most amazing characteristic of this collection of systems is its variety—as systems become more complex, we build not a few general-purpose computers but a wide range of special-purpose systems. Our ability to do so is a testament to our growing mastery of both integrated circuit manufacturing and design, but the increasing demands of customers continue to test the limits of design and manufacturing.

Figure 4. The design of adders is done on VHDL. The memory and delay performance of Efficient Ladner-Fischer adder (ELF) is shown in Table 1. Table 1. Delay and memory used in ELF.



5. CONCLUSION

In this project, a new approach to design an Efficient Ladder-
Fischer Adder concentrates on gate level to improve the speed and decreases the memory. It is like tree structure and cells in the Carry Generation

Fischer Adder concentrates on gate level to improve the speed and decreases the memory. It is like tree structure and cells in the Carry Generation

6. REFERENCES

- [1] Pakkiriiahchakali, madhukumar panel "Design Of high speed Ladder- Fischer based carry select adder" IJSC E march 2013
- [2] Davidhikeshoe, Chris Martinez and srijothsnav undavalli "Design and characterization of parallel prefix adders using FPGAs", Pages. 168-172, march 2011 IEEE.
- [3] K. Vitoroulis and A. J. Al-Khalili, "performance of parallel prefix adders implemented with FPGA technology,"

Stage are decreased to speed up the binary addition. The Proposed Adder addition operation offers great advantage in reducing delay. The future scope is to design 32 Bit Proposed Adder with less number of block cells to improve the area and delay performance of the adders.

IEEE Northeast Workshop on circuits and systems, pp.498-501, Aug.2007.

[4] Haridimos vergos, Member, IEEE and Giorgos Dimitrakopoulos, Member, IEEE, "On modulo $2n+1$ adder design" IEEE Trans on computers, vol.61, no.2, feb 2012

[5] Giorgos Dimitrakopoulos and Dimitris Nikolas, "High-Speed Parallel-Prefix VLSI Ling Adders" IEEE Trans on computers, vol.54, no.2, Feb. 2005.



International Journal For Advanced Research In Science & Technology

A peer reviewed international journal

www.ijarst.in

IJARST

ISSN: 2457-0362

[6] S.Knowles, "A family of adders," Proc. 15 th Symp. Comp. Arith., pp. 277-281, June 2001 [7] R.Ladner and H.Fischer, "A regular layout for parallel adders", IEEE Trans. Computers, vol. C-31, no. 3, pp. 260-264, March 1982.

[8] R.E.Ladner and M.J.Fischer, "Parallel Prefix Computation," J.ACM, vol. 27, no. 4, pages 831-838, Oct. 1980.