



## IMPLEMENTATION OF HYBRID FULLADDER

Dr. G. PADMA PRIYA<sup>1</sup>, PARUSU MEGHANA<sup>2</sup>, RACHAMALLA  
SIREESHA<sup>3</sup>, MANKUSAHITHI<sup>4</sup>, P VS VIKAS<sup>5</sup>, PERINATINAVEEN<sup>6</sup>

<sup>1</sup>Associate Professor, Dept. of ECE, SV College of Engineering, Tirupati, A.P, India.

<sup>2,3,4,5,6</sup>B.Tech Students, Dept. of ECE, SV College of Engineering, Tirupati, A.P, India.

### ABSTRACT

Adder plays an important role in the design of FIR filters in digital signal processors (DSP). In VLSI the adder's performance speed affects the overall speed of the system. Moreover, multiplication processes use execution time in most of the DSP devices. Hence, high speed is required in multiplier. This paper presents the analysis of a high-speed new adder using Shannon adder. The proposed hybrid adder is implemented in order to achieve higher reduction of power. The circuit simulations are done using Tanner EDA software. The obtained simulation results exhibit that the proposed structure performance is better in terms of Propagation delay, low power consumption and Power delay product when compared with the advanced technology in CMOS.

**Keywords**- Shannon adder, hybrid full adder, Power delay product

### INTRODUCTION

Now Days, portable electronic gadgets, such as cellular phones, personal digital assistants, and notebook, form the integral part of life. For harnessing best out of these electronic systems, designers strive for small size, high speed, and energy-efficient circuits. These electronic systems mostly comprise arithmetic circuits. An adder is a

fundamental component of most of the arithmetic circuits such as multipliers. These arithmetic circuits are extensively used in the datapaths consuming almost one-third of power in the high-performance microprocessors. The important process in VLSI circuit design is in reducing the area and designing with low power consumption. Addition also is an important operation of ALU of ALU operations like

division, multiplication and Subtraction. For example, full adder cells and the half adder cells, are used to complete the multiplication algorithm.

An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors adders are used in the arithmetic logic units or ALU. They are also used in other parts of the processor, where they are used to calculate addresses, table indices, increment and decrement operators and similar operations. Although adders can be constructed for many number representations, such as binary-coded decimal or excess-3, the most common adders operate on binary numbers. In cases where two's complement or ones' complement is being used to represent negative numbers, it is trivial to modify an adder into an adder-subtractor.

### LITERATURE REVIEW OF FULL ADDER

The circuit diagram of a 3-bit full adder is shown in the figure. The

output of XOR gate is called SUM, while the output of the AND gate is the CARRY. The AND gate produces a high output only when both inputs are high. The XOR gate produces a high output if either input, but not both, is high. The truth table of 3-bit full adder is given. The 3-bit full adder circuit has a provision to add the carry generated from the lower bits.

The expression for SUM and CARRY is given by,

$$\text{SUM} = A \oplus B \oplus C_{in}$$

$$\text{CARRY} = AB + C_{in}(A \oplus B)$$




Fig1. Full Adder Circuit

Table 1: Full Adder Truth Table

Inputs			Outputs	
A	B	C <sub>in</sub>	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


### EXISTINGMETHOD

Inthisarticle,anewXOR–

XNORcircuitisproposed,whichprovidesgooddrivingcapabilitiesandfullswingXOR–


XNORoutputswithoutusinganyexternalinverter.Inthisdesign,afeedbackcircuitryandinternalNOTgatehelpingettingfullswingoutputforallthetransitions.UsingtheproposedXOR–

XNOR circuit, four different designs of FA are also presented in this article.The proposed FA show improvement in terms of power delay product (PDP) anddrivingcapabilitythanthoseofotherstructures.



**Fig3:ShannonFullAdder  
PROPOSEDMETHOD**

Multiplier plays an important role in the design of FIR filters in digital signalprocessors (DSP). In VLSI the multipliers performance speed affects the overall speed of the system. Moreover, multiplication process uses execution time in mostoftheDSPdevices.Hence,high speedisrequiredinmultiplier.Thispaperpresentstheanalysisofahigh speednewadderusingShannonadd



**Fig2:Pass Transistor**



er. The proposed hybrid adder is implemented in order to achieve higher reduction of power.




Fig4: Shannon Full Adder




Fig5: Hybrid Full Adder

### METHODS OR TECHNIQUES USED IN OUR PROJECT

Tanner EDA is a suite of tools for the design of integrated circuits. These tools allow you to enter schematics, perform SPICE simulations, do physical design (i.e., chip layout), and perform design rule checks (DRC) and layout versus schematic (LVS) checks.

### SIMULATION RESULT

The design cycle for the development of electronic circuits includes an important pre-fabrication verification phase. Because of the expense and time pressure associated with the fabrication step, accurate verification is crucial to efficient design. The role of EDA tool is to help design and verify a circuit's operation by numerically solving the differential equations describing the circuit. These simulation results allow circuit designers to verify and fine-tune designs before submitting them for fabrication.




Fig 6: Output Waveforms of Shannon Full Adder




Fig 7: Output Waveform of Hybrid Full Adder

*Table 2: Simulation Result*

S.No	Parameter	Shannon Full Adder
1.	Average Power	7.853185e-005 W
2.	Time	0 to 1e-007

## CONCLUSION

Transient analysis is performed in order to evaluate the performance of proposed hybrid full adder, hybrid adder and Shannon adder, circuits. This paper discusses on the circuits based on the proposed hybrid adder and existing adder which are redesigned using 45nm CMOS based Technology. T-Spice simulation tool is used for performing the required

simulations.

## FUTURESCOPE

In future, we are extending our design by implementing an applications such as ALU, Multipliers and Ripple Carry Adders. And also we can apply any type of low power techniques for further power reduction and fast performance.

## REFERENCES

1. Bhavya Lahari Gundapaneni and J.R.K. Kumar Dabbakuti "Booth Algorithm for the Design of Multiplier"- International Journal of Innovative Technology and Exploring Engineering.
2. D. Chandrika Sowmini "International Journal of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-9, Issue-2, December-2019.
3. International Journal of Recent Trends in Engineering & Research (IJRTER) Conference on Electronics, Information and



Communication  
Systems(CELICS'18)Spec  
ialIssue;March-  
2018[ISSN:2455-  
1457]DOI:10.238883/IJRT  
ERCONF.02180328.031.

MFPRK.

4. Mariano Aguirre-  
Hernandez and Monico Lina  
res-  
"Arithmetic Applications" I  
EE TRANSACTIONSON  
VERYLARGESCALEINT  
TEGRATION(VLSI)SYST  
EMS, VOL 19, NO-  
4, PP.718-721, APRIL-  
2019.

5. Pygasti Juveria and K. Ragini  
- "Low Power and High  
Speed Full Adder  
using new XOR and Xnor  
Gates" International  
Journal of Innovative  
Technology  
and Exploring Engineering  
(IJITEE) ISSN : 2278-  
3075, Volume-8 Issue-8  
June-2019.

6. Ridhi Garg "Review paper of  
Modified Booth Multiplier w  
ith Different

Methods" International Jour  
nal of Engineering Develop  
ment and Research  
2018 | Volume 6, Issue 2 |  
ISSN: 2321-9939.

7. Supriya S. Saste and  
Prof. Anil  
; G. Sawant "Design and  
Implementation of Radix  
4 Based Multiplication on FP  
GA" International Journal of  
Engineering Research & Tec  
hnology (IJERT) ISSN :  
2278-0181 VOL.5 Issue  
09, September-  
2016. 8. Sathiyabama.

8. G., Malarkkan. S., "Dynamic P  
ower Reduction in Carry Sav  
e Multipliers using Multi  
VDD Technique with  
Single Supply Level  
Converter", 2012. 9. Oskal. T  
, Chen. C, Wang. S, and YW  
Wu, "Minimization of Switc  
hing Activities of Partial Pro  
ducts for Designing Low-  
Power Multipliers, IEEE Tra  
nsaction on Very Large  
Scale  
Integration (VLSI) Systems,



2008; 11(3),pp. 418-33.

9. Shigeharu, Kenji Oka "Automated License Plate Detection using a Support Vector Machine" 2016.

10. Shivani Sharma,  
Gaurav Soni,  
"Comparative study of finite FET based 1-bit full adder cell implemented using TG And CMOS logic styles at 10, 22 And 32nm", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Volume 6, Issue 1, Ver. I (Jan.-Feb. 2016).

11. S.M. Kang and Y. Leblebici, "CMOS digital integrated circuits analysis and design", McGraw-Hill, New York, USA-2003.